Charge transport in dual-gate organic field-effect transistors APL: Org. Electron. Photonics 5, 20 (2012) Top-gate thin-film transistors based on GaN channel layer Appl. Phys. Lett. 100, 022111 (2012) Charge transport in dual-gate organic field-effect transistors Appl. Phys. Lett. 100, 023308 (2012) Solid polyelectrolyte-gated surface conductive diamond field effect transistors Appl. Phys. Lett. 100, 023510 (2012) Percolation model for the threshold voltage of field-effect transistors with nanocrystalline channels
The electrical and interfacial properties of metal-high-k oxide-semiconductor field effect transistors with CeO 2 / HfO 2 laminated gate dielectrics
Recently, high-k dielectrics have attracted great attention. Hafnium oxide ͑HfO 2 ͒ and cerium oxide ͑CeO 2 ͒ are potential candidates for these applications. HfO 2 which has high dielectric constant ͑21-30͒, large energy band gap ͑5.8 eV͒, and high thermal stability, has received major attention as dielectric. [1] [2] [3] [4] [5] Another promising candidate is CeO 2 which has high dielectric constant ͑20-26͒, large energy band gap ͑5.5 eV͒, and very low lattice mismatch ͑0.35%͒ with silicon. [6] [7] [8] [9] The very low lattice mismatch of CeO 2 /Si interface is of great help in improving the interface properties of the high-k devices for future very large scale integration applications. In the literature, Nishikawa et al. 10 showed that a leakage current density at electrical field of 5 MV/ cm for the CeO 2 metal-insulator-semiconductor capacitors was about 1 A / cm 2 . Karakaya et al. 11 reported that the low fixedcharge density ͑Q f ͒ was 4 ϫ 10 12 cm −2 and the low leakage current density ͑J g ͒ at V FB − 1 V was 1.9ϫ 10 −7 A/cm 2 for the laminated CeO 2 -HfO 2 gate dielectrics. However, some of the laminated high-k / Si interface properties such as the effective capture cross section and the surface-recombination velocity have not been fully addressed.
In this work, n-channel metal-oxide-semiconductor field-effect transistors ͑nMOSFETs͒ with CeO 2 / HfO 2 laminated gate dielectrics were fabricated. Electrical measurements performed using Al/ HfO 2 / CeO 2 / p-Si structures. The subthreshold-swing measurement 12 and gated diode measurement 13, 14 were utilized to analyze the high-k / Si interfacial characteristics.
p-type, ͑100͒ orientation, 4 in. diameter silicon wafers were used as the starting substrates. The source and drain were defined by wet etching using hard mask SiO 2 and doped by phosphorous diffusion. After source/drain definitions, the CeO 2 -HfO 2 laminated gate dielectrics were deposited by rf magnetron sputtering. The source and drain contacts were wet etched using buffered oxide etch. The postdeposition annealing was performed at 400°C in N 2 ambient for 60 s. Finally, the aluminum ͑Al͒ electrodes were deposited and postmetallization annealing was performed at 400°C in N 2 ambient for 3 min. The capacitance-voltage and the current-voltage measurements were performed using a high-frequency C-V / I-V meter ͑Megabytek MI494͒ and Keithley 236, respectively. The thickness, refractive index, and energy band gap of high-k dielectric films were measured using an n&k analyzer ͑model 1200͒. Figure 1 shows the I DS -V DS characteristics of nMOSFETs with CeO 2 / HfO 2 laminated gate dielectrics. The inset of Fig. 1 shows the high-frequency ͑1 MHz͒ C-V curve of CeO 2 / HfO 2 laminated MOS capacitor annealed at 400°C in nitrogen for 60 s. Figure 2 shows the I DS -V GS characteristics of nMOSFETs with CeO 2 / HfO 2 laminated gate dielectrics. The subthreshold swing ͑S t ͒ is given by as
where k is Boltzmann's constant, T is the absolute temperature, C D is the depletion-layer capacitance, C it is the capacitance of the interface traps, and C ox is the capacitance of the oxide. The subthreshold slope determined from the I DS -V GS curve is 74.9 mV/decade. The density of interface traps ͑D it ͒ per area and energy is 9.78ϫ 10 11 cm −2 eV −1 . The inset of CeO 2 / HfO 2 laminated gate dielectrics is about 212 cm 2 /V s. About the laminated high-k / Si interface properties, the gated diodes were used to measure the surfacerecombination velocity ͑s 0 ͒, the minority carrier lifetime in the field-induced depletion region ͑ 0,FIJ ͒, and the effective capture cross section of surface state ͑ s ͒. The inset of Fig. 3 shows the setup of the gated diode measurement and the three distinct regions of I R -V G measurements. The drain is reverse biased with respect to the substrate ͑V R = V DB ͒. When the gate voltage ͑V G ͒ is less than the flatband voltage ͑V FB ͒, the high-k / Si interface is in the accumulation mode and the reverse diode current ͑I R ͒ is due to the generationrecombination ͑G-R͒ centers in the depletion region of the metallurgical junction ͑I gen,MJ ͒. When V FB V G V T ͑threshold voltage͒, the field-induced junction is depleted and the abrupt increase of the reverse current originates from the generation of the electron-hole pairs at the generation-recombination centers of the field-induced junction depletion region ͑I gen,FIJ ͒ and the surface region ͑I gen,s ͒. At V T V G , the fieldinduced region is in the inversion and the reverse current is reduced by filling the interface states with the minority carriers. Figure 3 shows 
where U MJ and U FIJ are G-R rates of the carriers per unit volume in the depletion region of the metallurgical junction and in that of the field-induced junction, respectively, A MJ and A g are the areas of the metallurgical junction and the gate, respectively; n i = 1.45ϫ 10 10 cm −3 is the intrinsic carrier concentration of Si, W is the width of the depletion region of the metallurgical junction, W d,max is the maximum width of the surface depletion region, 0,FIJ is the minority carrier lifetime in the depletion region of the field-induced junction, s 0 is the surface-recombination velocity, s is the effective capture cross section, v th =10 7 cm/ s is the thermal velocity, N it is the density of the single-level surface G-R centers per unit area, D it is the density of uniformly distributed surface G-R centers per unit area and energy, V bi is the built-in potential of the p-n junction, and F is the quasi-Fermi potential of the majority carriers in the substrate. In this work, the effective capture cross section ͑ s ͒ and the density of interface state per area ͑N it ͒ are determined to be about 7.69ϫ 10 −15 cm 2 and 7.95ϫ 10 10 cm −2 , respectively. The minority carrier lifetime in the field-induced junction depletion region ͑ 0,FIJ ͒ determined by the gated diode measurement is about 1.8ϫ 10 −8 s. The s 0 is about 6.11 ϫ 10 3 cm/ s at V R = 3 V. Table I 
